Share
formal semantics and proof techniques for optimizing vhdl models (in English)
Wilsey,Pandey,Umamageswaran (Author)
·
springer publishing map
· Physical Book
formal semantics and proof techniques for optimizing vhdl models (in English) - wilsey,pandey,umamageswaran
$ 104.20
$ 109.99
You save: $ 5.79
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My WishlistsIt will be shipped from our warehouse between
Tuesday, June 18 and
Wednesday, June 19.
You will receive it anywhere in United States between 1 and 3 business days after shipment.
Synopsis "formal semantics and proof techniques for optimizing vhdl models (in English)"
formal semantics and proof techniques for optimizing vhdl models presents a formal model of vhdl that clearly specifies both the static and dynamic semantics of vhdl. it provides a mathematical framework for representing vhdl constructs and shows how those constructs can be formally manipulated to reason about vhdl. the dynamic semantics is presented as a description of what the simulation of vhdl means. in particular it specifies what values the signals of a vhdl description will take if the description were to be executed. an advantage of the approach is that the semantic model can be used to validate different simulation algorithms. the book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of vhdl descriptions. formal semantics and proof techniques for optimizing vhdl models is written for hardware designers who are interested in the formal semantics of vhdl.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
✓ Producto agregado correctamente al carro, Ir a Pagar.
