Share
generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring (in English)
Marc Boulé
(Author)
·
Zeljko Zilic
(Author)
·
Springer
· Paperback
generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring (in English) - Boulé, Marc ; Zilic, Zeljko
$ 104.20
$ 109.99
You save: $ 5.79
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My WishlistsIt will be shipped from our warehouse between
Wednesday, June 12 and
Thursday, June 13.
You will receive it anywhere in United States between 1 and 3 business days after shipment.
Synopsis "generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring (in English)"
Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity. This is the first book that presents an "under-the-hood" view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.
