menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada Layout Techniques in Mosfets (in English)
Type
Physical Book
Publisher
Language
Inglés
Pages
69
Format
Paperback
Dimensions
23.5 x 19.1 x 0.4 cm
Weight
0.16 kg.
ISBN13
9783031009037
Edition No.
1

Layout Techniques in Mosfets (in English)

Salvador Pinillos Gimenez (Author) · Springer · Paperback

Layout Techniques in Mosfets (in English) - Gimenez, Salvador Pinillos

Physical Book

$ 28.41

$ 29.99

You save: $ 1.58

5% discount
  • Condition: New
It will be shipped from our warehouse between Friday, June 21 and Monday, June 24.
You will receive it anywhere in United States between 1 and 3 business days after shipment.

Synopsis "Layout Techniques in Mosfets (in English)"

This book aims at describing in detail the different layout techniques for remarkably boosting the electrical performance and the ionizing radiation tolerance of planar Metal-Oxide-Semiconductor (MOS) Field Effect Transistors (MOSFETs) without adding any costs to the current planar Complementary MOS (CMOS) integrated circuits (ICs) manufacturing processes. These innovative layout styles are based on pn junctions engineering between the drain/source and channel regions or simply MOSFET gate layout change. These interesting layout structures are capable of incorporating new effects in the MOSFET structures, such as the Longitudinal Corner Effect (LCE), the Parallel connection of MOSFETs with Different Channel Lengths Effect (PAMDLE), the Deactivation of the Parallel MOSFETs in the Bird's Beak Regions (DEPAMBBRE), and the Drain Leakage Current Reduction Effect (DLECRE), which are still seldom explored by the semiconductor and CMOS ICs industries. Several three-dimensional (3D) numerical simulations and experimental works are referenced in this book to show how these layout techniques can help the designers to reach the analog and digital CMOS ICs specifications with no additional cost. Furthermore, the electrical performance and ionizing radiation robustness of the analog and digital CMOS ICs can significantly be increased by using this gate layout approach.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews