Share
Low-Power Deep Sub-Micron CMOS Logic: Sub-Threshold Current Reduction (in English)
Arthur H. M. van Roermund
(Author)
·
P. Van Der Meer
(Author)
·
A. Van Staveren
(Author)
·
Springer
· Paperback
Low-Power Deep Sub-Micron CMOS Logic: Sub-Threshold Current Reduction (in English) - Van Der Meer, P. ; Van Staveren, A. ; van Roermund, Arthur H. M.
$ 52.09
$ 54.99
You save: $ 2.90
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My WishlistsIt will be shipped from our warehouse between
Monday, June 17 and
Tuesday, June 18.
You will receive it anywhere in United States between 1 and 3 business days after shipment.
Synopsis "Low-Power Deep Sub-Micron CMOS Logic: Sub-Threshold Current Reduction (in English)"
1. 1 Power-dissipation trends in CMOS circuits Shrinking device geometry, growing chip area and increased data-processing speed performance are technological trends in the integrated circuit industry to enlarge chip functionality. Already in 1965 Gordon Moore predicted that the total number of devices on a chip would double every year until the 1970s and every 24 months in the 1980s. This prediction is widely known as "Moore's Law" and eventually culminated in the Semiconductor Industry Association (SIA) technology road map [1]. The SIA road map has been a guide for the in- dustry leading them to continued wafer and die size growth, increased transistor density and operating frequencies, and defect density reduction. To mention a few numbers; the die size increased 7% per year, the smallest feature sizes decreased 30% and the operating frequencies doubled every two years. As a consequence of these trends both the number of transistors and the power dissi- pation per unit area increase.In the near future the maximum power dissipation per unit area will be reached. Down-scaling of the supply voltage is not only the most effective way to reduce power dissipation in general it also is a necessary precondition to ensure device reliability by reducing electrical fields and device temperature, to prevent device degradation. A draw-back of this solution is an increased signal propa- gation delay, which results in a lower data-processing speed performance.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.
✓ Producto agregado correctamente al carro, Ir a Pagar.
