Libros bestsellers hasta 50% dcto  Ver más

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada low-power high-level synthesis for nanoscale cmos circuits (in English)
Type
Physical Book
Publisher
Year
2010
Language
English
Pages
302
Format
Paperback
Dimensions
23.4 x 15.6 x 1.8 cm
Weight
0.47 kg.
ISBN
1441945547
ISBN13
9781441945549

low-power high-level synthesis for nanoscale cmos circuits (in English)

Saraju P. Mohanty (Author) · Nagarajan Ranganathan (Author) · Elias Kougianos (Author) · Springer · Paperback

low-power high-level synthesis for nanoscale cmos circuits (in English) - Mohanty, Saraju P. ; Ranganathan, Nagarajan ; Kougianos, Elias

Physical Book

$ 161.04

$ 169.99

You save: $ 8.95

5% discount
  • Condition: New
It will be shipped from our warehouse between Monday, May 27 and Tuesday, May 28.
You will receive it anywhere in United States between 1 and 3 business days after shipment.

Synopsis "low-power high-level synthesis for nanoscale cmos circuits (in English)"

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level. At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation. The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including: - Power Reduction Fundamentals - Energy or Average Power Reduction - Peak Power Reduction - Transient Power Reduction - Leakage Power Reduction Low-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews