Share
Verilog Hdl Design Examples (in English)
Joseph Cavanagh
(Author)
·
CRC Press
· Hardcover
Verilog Hdl Design Examples (in English) - Cavanagh, Joseph
$ 214.75
$ 357.92
You save: $ 143.17
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My Wishlists
Origin: United Kingdom
(Import costs included in the price)
It will be shipped from our warehouse between
Tuesday, July 09 and
Friday, July 19.
You will receive it anywhere in United States between 1 and 3 business days after shipment.
Synopsis "Verilog Hdl Design Examples (in English)"
The Verilog language provides a means to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a firm foundation in the design of the digital system using Verilog HDL. The Verilog projects include the design module, the test bench module, and the outputs obtained from the simulator that illustrate the complete functional operation of the design. Where applicable, a detailed review of the theory of the topic is presented together with the logic design principles--including: state diagrams, Karnaugh maps, equations, and the logic diagram. Numerous examples and homework problems are included throughout. The examples include logical operations, counters of different moduli, half adders, full adders, a carry lookahead adder, array multipliers, different types of Moore and Mealy machines, and arithmetic logic units (ALUs).
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Hardcover.
✓ Producto agregado correctamente al carro, Ir a Pagar.
