Share
VLSI Architecture for System on Chip (SOC) for Image Compression (in English)
John Paul Pulipati
(Author)
·
LAP Lambert Academic Publishing
· Paperback
VLSI Architecture for System on Chip (SOC) for Image Compression (in English) - Pulipati, John Paul
$ 33.56
$ 39.85
You save: $ 6.29
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My WishlistsIt will be shipped from our warehouse between
Monday, June 17 and
Tuesday, June 18.
You will receive it anywhere in United States between 1 and 3 business days after shipment.
Synopsis "VLSI Architecture for System on Chip (SOC) for Image Compression (in English)"
The rapid growth of digital imaging applications, including desktop publishing, multimedia, teleconferencing, and high-definition television (HDTV) has increased the need for effective and standardized image compression techniques. This has become more popular with the help of System-On-Chip (SOC) technology, which gives low power, area, delay, cost requirements. Uncompressed multimedia (graphics, audio and video) data require considerable storage capacity and transmission bandwidth. The digitized video signal is compressed using DHT, DCT, DFT, DST and their combinations with DHT. Discrete Hartley Transform is used as basic transform because of its reversibility; hence other transform kernels can be developed from DHT. The architecture is developed using Verilog Hardware Descriptive Language and has been tested for still images. Simulation results show that the hybrid transform DHT+DCT achieves 81% compression ratio using the proposed architecture and its power, delay and area of the hybrid transform DHT+DCT has also been calculated. The work may be extended to derive a new single kernel transform which may have less complexity.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.
✓ Producto agregado correctamente al carro, Ir a Pagar.
